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projects already funded by the DRDC.
The proposed R&D project builds on existing studies and will complement other R&D
will be made, and prototypes of some key elements will be constructed and tested.
using behavioural simulation models. For critical areas, more detailed design studies
such trigger algorithms in fast electronics by making conceptual design studies and
evaluated by physics simulation studies. We will study possible implementations of
events with high-pq- electrons, photons, muons, jets, and large missing ET will be
synchronization within the pipelined processor system. Trigger algorithms for selecting
level-2 system. Careful attention will be paid to systems aspects and problems of
different subtriggers and which interacts with the front-end electronics and with the
for LI—IC experiments. We will consider the overall level—1 system which coordinates
We propose to carry out a broad-based programme of R&D on level-1 trigger systems
Abstract
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large number of channels expected for precision tracking detectors (106 — 107 channels
the data from all detector channels will be stored in pipeline memories. Given the very
match the capabilities of planned level·2 trigger systems [3]. During the level-1 latency,
envisaged that the level-1 trigger rate will be in the range 104 -— 105 Hz, chosen to
machine, and at high luminosity each event will contain many interactions. It is
to the level-1 trigger system is the 67 MHz bunch-crossing frequency of the LHC
and have a fixed latency (decision time) of at most a few microseconds. The input I‘&tC
several trigger levels, as indicated in Fig. 1. The level-1 trigger will be synchronous
It is generally accepted [2] that the nigger systems for LHC experiments will consist of
Overview of multi-level trigger architecture
exchange of information between different R&D groups.
beneficial since it will help to avoid duplication and ensure that there is an efficient
involved in related work within other R&D projects. We see this as being mutually
will complement existing activities. Some members of our collaboration are also
We propose to perform a broad-based study of level-1 triggering for the LHC which
problems of building experiments for the LHC.
the question of level-1 triggering, which in our view is one of the most challenging
electronics, triggering and data acquisition [1]. However, none of these fully addresses
Several R&D projects have been funded by the DRDC in the area of front-end
anything currently in existence.
systems for LHC experiments will have to be much faster and more powerful than
for the calorimeter trigger is = 5000 Gbits/s as described later. Clearly, the trigger
be processed by the level-1 trigger will therefore be extremely high. A realistic number
crossing will contain a large number of interactions. The rate at which data will have to
HERA almost all bunch crossings are empty, for high luminosity at LHC each bunch
time between bunch crossings, the problems at LHC are much more severe. Whereas at
triggering at HERA is addressing many of the problems associated with having a short
HERA, 3.8 us at the SppS and 22 us (11 us for future running) at LEP. Although
The time between bunch crossings at the LHC will be only 15 ns, compared to 96 ns at
efiiciency for the events of interest.
unprecedented rejection power against high-rate processes while retaining good
while that for new physics is very small. Hence, the trigger must combine
production, which is a background to many interesting physics processes, is large,
of the machine and the short bunch-crossing period. The cross-section for high—pT jet
Triggering at the LHC will be an extremely difficult task given the very high luminosity
Introduction
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decision made at level-1. Several techniques have been suggested for making data
The level-2 trigger system will use data from the buffer memories to refine the trigger
crossing rate.
emptied must exceed the level-1 trigger rate, but can be much less than the bunch
the buffer memories more slowly. The rate at which the derandomizin g memories are
normal operation. These data can then be compressed, multiplexed and transmitted to
will accept data in the 15 ns between bunch crossings, introducing no deadtime in
before the data are moved. Derandomizing memories, placed after the level-1 pipelines,
trigger processing. For some detectors, data reduction and multiplexing will be done
trigger will be transferred to buffer memories where they will be stored during level·2
In the system which is illustrated in Fig. 1, data for events selected by the level-1
















distributed to the front-end electronics of all detector elements.
probably be based on data from only a subset of detectors, its decision must be
hence the required depth of the pipeline memories. Whilst the level-1 trigger will
substantial. Every effort should therefore be made to minimize the level-1 latency and
in some cases), the cost of the pipeline memory electronics is likely to be very
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system and with the front-end electronics.
forming combinational triggers. This central processor must interact with the level-2
A central level-1 processor is also required, for correlating the subtrigger results and
Figure 2: Level-l architecture
level-2 (RO')







essential than the calorimeter and muon triggers.
Although the possibility of a level-1 inner tracking trigger is not excluded, it is less
such as high-precision inner trackers, may not contribute to the level-l trigger.
jets (possibly including taus), and large missing transverse energy. Some detectors,
provide triggers on high-pr muons, electrons/photons (i.e. electromagnetic clusters),
processors associated with calorimetry and the muon detection system. These should
minimal LHC trigger system for a general-purpose experiment should have trigger
associated with different detectors or physics signatures, as shown in Fig. 2. The
We envisage that the level-l trigger system will contain a number of processors
Overview of the level-1 system
which might consist of a farm of powerful processors.
will then be read out and subjected to further selection in the level—3 trigger system,
The level-2 trigger will reduce the event rate to the range 102 — 103 Hz. These events
study.
and level-2 trigger systems (not shown in Fig. 1) and is an area that we propose to
the level-1 trigger system [6]. This may require direct connections between the level-l
muon triggers, the level-2 trigger can make use of regions of interest (ROI) defined by
triggers which depend on local regions of the detector, such as high-p-[ electron or
stored in the level-2 buffers available to the level-2 processor system [4, 5]. For
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interval is inevitable. Furthermore, complex electronic systems will be needed in order
signal propagation delays, a level-1 nigger latency far in excess of the bunch-crossing
collisions. Considering the large physical size of the detectors and the consequent
system of 67 MHz, where each event may contain up to = 20 inelastic proton—proton
The bunch—crossing period of 15 ns corresponds to an "event" rate into the level-1
problem particularly acute.
triggers, which requires a fan-out of data between processing elements, makes this
need for two-dimensional cluster-finding algorithms for high—pT electron/photon
every 15 ns; in the nigger scheme described below, the data rate is = 5000 Gbits/s. The
envisage several thousand "trigger channels" delivering digital (~ 8 bit) energy values
required rate. This is very severe in the case of the calorimeter nigger where we
A critical problem is that of feeding data into the level-1 processing system at the
investigate the interaction between the level-1 system and the rest of the experiment.
number of different subtrigger processors and a central processor. We will also
We plan to study the problems of implementing a level-1 trigger system containing a
Issues to be studied
Figure 3: Central level-1 processor
level-2 trigger system
(ROI)
interest (e.g. Et vector)








regions of interest and other useful data to the level-2 system.
inhibit further level-1 niggers if the level-2 buffers become full, and the transmission of
front—end electronics. Interaction with the level-2 system will include the possibility to
the overall "yes/no" level-1 trigger decision. This decision is then distributed to the
from the subtriggers for a number of physics signatures and combines them to produce
The function of the level-1 cenn·al processor is illustrated in Fig. 3. It receives results
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calorimeters, could be done locally. The best location for the trigger electronics is a
example searching for tracks in muon detectors or clusters in electromagnetic
(subtriggers) associated with different subdetectors. Some of the processing, for
near the detector, it will draw information from a number of trigger processors
While the level-l central processor will be fairly compact, possibly located somewhere
bunch-crossing identification in the level-1 trigger.
data and perform the bunch-crossing identification analysis. We aim to achieve unique
put a large burden on the level-2 system, which would then have to handle much more
containing several crossings, one of which is the one of interest. However, this would
system to do this. An altemative would be for the level-1 trigger to identify a time frame
bunch-crossing period. Special processing will have to be included in the trigger
especially calorimeters, may have a response time which is long compared to the 15 ns
the interaction of interest will be a difficult one to solve. Some of the detectors,
The problem of giving a unique identification of the bunch crossing which contained
memories.
conveyed to the front—end electronics in synchronization with the readout pipeline
will have to be equalized. Finally, the "yes/no" trigger decision will have to be
be delayed until the results of slower subtriggers are available, and the clock phases
synchronization. Here, the results from subtriggers having short latencies will have to
1 central processor from different subtriggers will have to be brought into
for different time-of-flight and signal propagation delays. Similarly, inputs to the level
of the detector must be established and maintained. Corrections will have to be made
Synchronization between the inputs to each subtrigger processor from different regions
include synchronization mechanisms in the system design.
therefore, spread over an area of several thousand square metres. We see a need to
example, the muon trigger system will probably be mounted on the detectors, and,
challenging given that the processing system may be distributed over a large area. For
system with a clock speed of 67 MHz or more. Synchronization will be very
necessary accuracy. Pipelined processing will be performed throughout the level—l
We plan to investigate the problem of keeping the trigger system synchronized with the
corrections will be essential!
typical LHC detectors, three bunch crossings will have taken place; time-of-flight
implication. In the time it takes muons to reach the farthest parts of the apparatus in
concurrently. The short bunch-crossing period of 15 ns has another important
to be pipelined in 15 ns steps, with a large number of events being processed
certainly be long compared to 15 ns. In consequence, the trigger processing will have
to achieve the required background rejection power, and the processing time will
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be performed outside CERN.
These studies, which are likely to require significant computer resources, will mainly
collaboration. This work will determine the requirements of the central trigger.
coincidences by combining work being done by different groups within our
We will also evaluate the performance of compound triggers such as electron—muon
production.
trigger. In addition, we will consider the possibility of a level-l trigger for high-pq- tau
investigate the effect of changing parameters such as the detector granularity _used in the
detector models. We will continue our evaluation of different nigger algorithms and
We expect to continue and extend the present simulation studies using more refined
triggers for high-pj- muons, electrons, photons and jets, and for large missing ET.
the level-1/level-2 system can be evaluated consistently. So far we have considered
coordinated with activities for level-2 triggers so that the combined rejection power of
trigger algorithms are in progress within our collaboration [7, 8]. This work is
Extensive physics simulation studies to estimate trigger rates and evaluate level-l
Physics Simulation
Proposed R&D
expensive than necessary, but underestimation could be disastrous.
Overestimation of the latency would make the detector readout pipelines much more
likely to be in the range l - 2 tts. We plan to study this important issue in more detail.
contributing to the level-1 trigger produce prompt signals, the total level-I latency is
the electronics is mounted very close to the detector and that all the subdetectors
decision out to the front-end electronics (up to 106 — 107 channels). Assuming that all
mounted on the detectors, and the delay through the electronics which fans the trigger
triggers, cable delays back to the front-end electronics, which in many cases will be
subtrigger, the processing time (in the level-1 central processor) to form compound
calculation of the total latency is determined by the decision time of the slowest
digital processing, and propagation delays along electrical or optical cables. The
detector, the response time of the detector, delays for signal shaping, digitization,
electronics. The calculation for each subtrigger must include the time-of-flight to the
bunch-crossing time to the time when the trigger decision gets back to the front-end
and estimated trigger processing times. The total level-l latency is the interval from the
We have made a very rough estimate of the level-1 latency by considering cable delays
systems.
latency, an important parameter that may strongly influence the cost of detector readout
complicated question which we plan to study. As discussed below, it affects _the level-1
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monitor the synchronization throughout the system, and to recover it when it is lost.
synchronization with the readout pipelines. Facilities must be included to establish and
The trigger decision will have to be distributed to the front-end electronics in
pipelined processor, parts of which may be distributed over a large area of the detector.
processor from the different subtriggers. Each subtrigger will consist of a synchronous
detector must be brought into synchronization, as must the inputs to the central trigger
many points in the system. The inputs to each subtrigger from different regions of the
We see synchronization as being a very challenging issue which must be considered at
Making a unique determination of the bunch crossing responsible for the trigger.
Interaction between level-1 and the rest of the trigger and data acquisition system.
Latency of the level-1 trigger.
Location of the trigger electronics.
Data transmission and connectivity.
Establishing and maintaining synchronization throughout the level-1 system.
There are a number of general issues that affect the level-1 trigger system:
communicadons with the front-end electronics, the level-2 trigger and the DAQ system.
system, and between the level-1 system and its environment. The latter includes
Systems aspects are concemed with the interaction between different parts of the level-1
Systems Aspects
on a sound basis.
The above physics simulation activity will allow work in other project areas to continue
Evaluation of the occupancy of detectors used in the trigger.
granularity used in the nigger.
Optimization of trigger algorithms with respect to parameters such as the detector
electron—muon coincidence).
Evaluation of compound triggers based on several signatures in coincidence (e. g.
transverse energy triggers.
Evaluation of different algorithms for muon, elecuon, photon, jet and missing
1 trigger options.
Evaluation of physics requirements and background rates for a full range of level
follows:
Our programme of physics simulation studies for thc first year of the project is as
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associated with different subdetectors or with specific physics signatures. Existing
The central trigger has to correlate information from a number of different subtriggers
Central Trigger Processor
level-1 processor and of the subtrigger systems, as discussed in the following sections.
These and other systems aspects will also be addressed in the context of the central
identified for study in the second year.
Critical areas requiring further study, detailed design and prototyping will be
an LHC level-1 trigger.
developed for the timing and synchronization system to meet the requirements of
In the first year of the project, an outline specification and design will be
Our programme of work on systems aspects of the level-1 system is as follows:
the system design.
and slow control systems. Similarly, calibration and monitoring should be included in
between the subtriggers and the level-2 system, and interfaces to the data acquisition
aim for a consistent treatment wherever possible. Possible examples are data links
We expect to identify components which are common to different subtriggers and will
huge area, will be very challenging from the point of view of synchronization.
high—speed connections. The muon trigger, with on-detector electronics spread over a
calorimeter trigger requires a massive input data rate which will have to be provided on
processor and subtrigger processors, as described in the following sections. The
Many of these systems aspects will be studied in the context of the central trigger
program.
Simulation at the system level will be performed, for example using the MODSIM
and the interaction between the level-1 and level-2 systems, will also be investigated.
VHDL and VERILOG programs. The interaction of the different level—l subtriggers,
We envisage that different subtriggers will be simulated in detail, for example using
Simulation models of the level-1 system will be used to evaluate some of these issues.
reducing the bandwidth required within the level-1 system.
short-range communications. Data compression techniques may also play a role in
bump bonding of Application Specific Integrated Circuits (ASICs) will be studied for
while advanced interconnection technology such as Multi-Chip Modules (MCMs) and
very fast data links will be investigated for connections between electronic modules,
We plan to investigate the possibilities offered by advanced technology. The use of
massive data rates involved, especially for the calorimeter trigger as described below.
Data transfer within the level-1 trigger system will also be very challenging given the
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will require close collaboration and interaction with the physics simulation
Produce a specification and outline design within the first year of the project. This
Our proposed programme of work on the central trigger processor is as follows:
is discussed below in the section on interaction between level-1 and level-2 systems.
15 ns between bunch-crossings. The communication of region-of-interest information
triggers must allow for the fact that the electronics will not be able to respond within the
memories is exceeded (see Fig. 1). The mechanism for inhibiting further level-l
level-1 triggers if the capacity of the derandomizing memories or level-2 buffer
l trigger is generated. However, the interaction is complicated by the need to inhibit
the level-2 system. Clearly, the level-2 system must be informed when each new level
Another important aspect of the central level-1 trigger processor is its interaction with
the central trigger processor and front-end electronics.
electronics modules. We shall also study the integration of the prototype system with
capable of transmitting the timing and control signals to a realistic number of front-end
propose to develop an extemally-modulated high-power DPSS Nd:YAG laser source
1300 nm. As an extension of the preliminary work with laser diode sources, we
generate high CW optical powers close to the preferred zero-dispersion wavelength of
Diode-pumped solid-state (DPSS) lasers are now becoming available which can
prototype system will be developed.
months, and is now entering the second phase in which a complete medium-power
control information. This work has yielded very promising results during the first l2
the timing system for the transmission of level-1 trigger acceptance and addressable
front-end electronics, and an invesdgation of the feasibility of simultaneously exploiting
components of a multichannel optical-libre timing distribution system for LHC detector
In RD-12, the DRDC has funded the development of the basic hardware and software
electronics.
control signals (such as level-l "yes/no") to the subtriggers and the front-end readout
The central trigger processor is also likely to play a role in the distribution of clock and
bunch-crossing period is 96 ns, synchronizes the data from the different subtriggers.
central processor. This facility, already included in experiments at I-IERA where the
We see a need for programmable delays between each subtrigger and the input to the
implementation of the central trigger processor will also be investigated.
investigate the requirements for LHC experiments by physics simulation. The
information from the subtriggers in addition to multiplicity information. We plan to
experiments have adopted a variety of algorithms, some of which use topological
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connections between them. This interconnection problem must be overcome in future
is possible, it would require a large number of crates of electronics with many
considered. While the extrapolation of such a system to a full LHC calorimeter trigger
problem becomes even more severe when inter-module and inter-crate data sharing is
data are transmitted to the ASICs in bit-parallel form at 67 MHz). The interconnection
algorithm, and present limits on the number of pins available on an ASIC package (the
number of pins needed to input the 16><8-bit words of data required for the cluster
of cluster positions processed by each ASIC is limited to one because of the large
intercomiections in the prototype system described above is a big problem. The number
The above processor design needs to be improved several ways. The number of
strongly influence the trigger system design.
While we remain open to altemative cluster algorithms, the algorithm details do not
of-magnitude additional background rejection from the optional isolation requirement.
efficiency (no loss when showers are shared between adjacent cells) and up to an order
at the full 67 MHz clock speed. This algorithm offers a combination of excellent
illustrated in Fig. 4. It has been implemented on an ASIC which is currently under test
algorithm, which views a 4><4 area of trigger cells in the electromagnetic calorimeter, is
detailed description of this ongoing project is given in Appendix l. The cluster
beam tests with the prototype calorimeter of RD—3 towards the end of 1992. A more
based on a synchronous bit-parallel processor design, and it is planned to carry out
We are already constructing a small prototype processor for the electron/photon trigger,
electromagnetic cluster.
electron/photon trigger algorithm includes the option to require isolation of the
signatures described above are implemented in our conceptual designs and the
The existing work [9, 10] is for a completely digital level-1 trigger processor. All the
collaboration over the last two years.
experiment could be implemented, building on work performed by members of our
We propose to make a detailed investigation of how a trigger processor for an LHC
The iirst of these is the most critical as it will probably dominate the level-1 trigger rate.
electromagnetic cluster-finding (electron/photon), jet finding and missing-ET triggers.
The calorimeter trigger system for a general-purpose LHC experiment should include
Calorimeter Trigger
be performed for the critical areas identified in the iirst year.
In the second year of the project, more detailed design and prototyping work will
physics requirements.
groups, and will carefully balance electronics cost and complexity against real
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algorithm.
isolation requirement by including hadron calorimeter information in the cluster-fmding
level of individual trigger channels. We also plan to improve the effectiveness of the
be essential. This might be achieved by digital (or analogue) signal processing at the
addition of logic to uniquely identify the bunch·crossing responsible for the trigger to
processor design, several significant improvements are required. We consider the
In addition to overcoming the interconnection problem and making a more compact
within the first year of the project.
some advantages. We will use detailed system design studies to select an architecture
The system aspects of all three possibilities are being actively pursued, each having
Appendix 3.
more compact design. A more detailed description of this option is included in
A farm of processors with bit-serial data transmission and processing, allowing a
details of this option are given in Appendix 2.
suppressed data, followed by synchronous bit-parallel data processing. More
A single processor with asynchronous transmission of compressed zero
technology to overcome the problems described above and in Appendix 1.
and processing. This would have to use more advanced interconnection
An improved single processor with synchronous bit-parallel data transmission
Three possible altemative architectures are being studied:
Figure 4: Electromagnetic cluster algorithm
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discussed below.
designs by using more advanced technology and/or by using altcrnativc architectures as
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system to the calorimeter trigger processor. It will also be necessary to construct a
The development of a prototype data transfer system to connect the digitization
should include the additional features described above.
The design and fabrication of AS ICs for a small prototype processor which
technologies, including data compression techniques.
Investigation of the application of advanced digital communication methods and
System simulation of the full calorimeter trigger.
In summary, the following programme of work is then foreseen:
environment as possible.
consider it to be very important to test this part of the system in as realistic an
The connection between the trigger ADCs and the processor is a key issue and we
calorimeters to be connected to the prototype trigger processor.
develop and build analogue summing and digitization electronics to allow these
constructed with the properties required for an LHC experiment. We plan to design,
1993. In a second phase of the project (1994-5), a prototype calorimeter will be
for the H1 experiment at HERA (bunch-crossing period 96 ns), will be available in
calorimeter [ll]. A first prototype, which will use relatively slow electronics designed
The MPI—Munich group is involved in the construction of a prototype liquid Argon
system to the alternative architectures described above.
board from the Zeus experiment. It is unlikely to be possible to adapt this digitization
fan—in modules and a flash ADC system made from a modified drift-chamber readout
These tests will use an analogue summing system constructed from commercial linear
will be tested with the liquid argon calorimeter of RD—3 towards the end of 1992.
As already stated, the prototype trigger processor which is currently tmder construction
FERNH modules of RD—l6 are also envisaged when these become available.
consideration for transmitting the resulting data to the nigger processor. Tests with the
data may also be included. As discussed above, various schemes are under
look-up tables. Logic to uniquely identify the bunch crossing responsible for high-ET
then be digitized using 8-bit flash ADCs and the values will be transformed to ET using
cells" corresponding to a granularity of An><A¢ = 0.l><0.l. The summed signals will
summation will be used to combine the highly granular calorimeter cells into “trigger
require the design, development and construction of additional electronics. Analogue
prototype trigger processor together with prototype calorimeters for LHC. This will
the feasibility of key parts of the system. We plan to make beam tests of this second
We intend to construct a second small prototype processor. This will be used to assess
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information coming from different parts of the apparatus. This will be done in a global
logic circuit. This local information must subsequently be combined with level-1 trigger
trigger information coming from the coincidence matrices is sent to the subsector trigger
coincidence matrices, each identifying tracks in a small area of the apparatus. The
wide. The coincidences between the inner and outer superlayers are made by
superlayer consists of two offset layers of RPCs 20 — 30 m long and a few metres
Each subsector is made of two RPC superlayers separated by about a metre. Each
subsectors. The trigger acts locally, identifying tracks in subsectors.
into sectors (octants in the present design) and each sector must be further divided into
the order of thousands of square metres. For this reason it must be logically divided
The level-1 muon trigger system will be distributed over a very large detector area of
means of careful signal routing between the detector layers and the trigger electronics.
on the design of the system in terms of synchronization, which can only be achieved by
identify muons within the 15 ns bunch crossing interval. This puts stringent demands
The design and construction of such a trigger for LHC is complicated by the need to
segmented in 11 and tp, would require ~ 105 strips.
the "road" is related to the momentum cut. A typical granularity of the trigger,
Fast coincidence logic can be used to identify valid coincidences, where the width of
number of hit positions in the outer layer correspond to high—momentum muon tracks.
Therefore, for each possible hit position in the inner detector layer, only a limited
bending, for example in magnetized iron, and by multiple Coulomb scattering.
interaction region. Low momentum muons will be strongly deflected by magnetic
hits in both layers approximately along a straight line which passes through the
detectors separated by a distance of, typically, 1 m. High-momentum muons will give
Level·l muon triggers for LHC experiments can be made using two planes of strip
good time resolution.
trigger system described below could be used with RPCs or with other detectors having
LHC because of their fast (much less than 15 ns) response time and their low cost. The
which give digital hit information. They are attractive as muon trigger detectors for
study in the RD—5 project and in use in experiment WA-92. The RPCs consist of strips
Muon trigger systems based on Resistive Plate Chambers (RPCs) are already under
Muon trigger
digitization system and/or tests with the FERMI modules of RD—16.
Beam tests with prototype calorimeters. This will require the construction of a
making use of facilities provided by RD-12.
system to generate test data for transmission to the nigger processor, possibly
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indicated in Fig. 5.
level-2 trigger is a more complex information exchange between trigger levels as
be transferred into the level-2 trigger system. The cost of using ROI information in the
decision. Only a small fraction (~ few percent) of the data from the detector need then
additional thresholds which are lower than the ones used for the level-1 trigger
regions of interest. The level-l trigger system can flag ROIs, if necessary using
processing rates accrue from using the level-1 trigger system to provide information on
this local nature of feature extraction, considerable benefits in data transfer and
operation; the data input to the processor need only be connected locally. Because of
Feature exuaction operates on a limited volume of data and is therefore a local
its quality as an electron candidate, its isolation characteristics, etc.
might be characterized by its ET and T] - ¢ position, plus a few binary words indicating
are made to specify the information in a few words. For example, an electron candidate
considerable time. Data from a limited volume of a detector are analysed and attempts
‘Feature extraction" is the first stage of level-2 processing and one which takes
for level-2 processing. This allows the level-2 trigger to act locally as described below.
many benefits in using the level-1 trigger system to identify regions of interest (ROIs)
to inhibit further level-1 triggers if the level-2 system becomes full. In addition, we see
coupled than in existing experiments. Fast control signals will be required, for example
The level—l and level-2 nigger systems at LHC experiments will have to be more tightly
Interaction between level-1 and level-2 systems
muon trigger processor and the central level-1 processor.
the performance required for LHC. This will be related to the design of the global
Design and implementation of a prototype local muon trigger logic circuit having A
level-1 muon trigger subsector.
synchronization at the few—nanosecond level distributed over the length of the
Design and implementation of a system for signal distribution with
muon trigger [12]. The subsystem will be tested at the RD—-5 test-beam facility.
make use of commercial PLA chips or an ASIC developed for the H1 forward
using RPC detector layers and existing coincidence matrix circuits. This will
Design and implementation of a trigger subsystem and its associated electronics
following R&D programme:
We plan to investigate the design of such a level-l muon trigger system through the
is also made available for use in the level-2 trigger.
muon trigger processor and the central level-1 processor. Region of interest information
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be passed on to level-2 processors.
Active elements (e. g. DSP 56000 boards) which will collect relevant ROI data to
simulated ROI information.
Modules which will emulate the level-l central trigger processor by generating
following parts:
performed on a test-bench facility. Initially, this will be VME-based and consist of the
level-l/level-2 interface system as essential. Evaluation of the prototype will be
the system linking the two trigger levels. We consider the construction of a prototype
to evaluate which data are required. Detailed design studies will then have to be made of
The interaction between the level-1 and level-2 systems will require physics simulation
accommodated.
(~ l kHz) and longer access and processing times (i.e. longer latency) can be
(or a combination of both) because local data transfers take place at a much lower rate
used, the level-2 trigger may use either special-purpose or general-purpose.processors
level-l trigger at a trigger fate of up to ~ 100 kHz). However, if ROI information is
must be based on dedicated custom hardware (all data must be processed for every
implementation of level-2 triggers. If no ROI information is used, the level-2 trigger
The use of ROI information greatly increases the number of options for the
Figure 5: Interaction between level·l and level-2 systems.
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which will be effected by the choice of location of the level-1 electronic systems.
important implications for the design of the readout electronics for all detectors, and
identification at level-1. We also plan to study the question of level-1 latency which has
system at the 67 MHz rate, and the problem of making a unique bunch-crossing
the problem of getting the large required amount of data into the level-1 processor
problem of establishing and maintaining synchronization throughout the level-l system,
A number of systems issues will be addressed, three of the most important being the
and occupancy, which have important implications for the trigger design.
evaluated. Physics simulation will allow us to estimate the required detector granularity
range of physics signatures, and the effectiveness of trigger algorithms will be
trigger system. Calculations will be made of trigger rates and efficiencies for a wide
We will use physics simulation to evaluate the performance requirements of the level-1
for LHC experiments.
identify and solve some of the problems of constructing the first-level trigger systems
at level-1 where the full 67 MHz rate must be processed. The proposed project aims to
The development of trigger systems for LHC will be extremely challenging, particularly
Conclusions
involved. The test-bench systems described above will be essential for this work.
Testing of the design by building a prototype system containing all the elements
for the different subdetectors.
the form required. This may be affected by the design of the front-end electronics
The design of circuits and architectures to supply data from level-1 to level-2 in
The study of which information needs to be provided following a level·1 trigger.
generated at level-1 to guide level-2 processing. This will include:
In summary, we wish to investigate methods for using the detailed infomation
as FutureBus+ will probably be necessary.
redesigned and tested. The transition to a new and higher-performance bus system such
newer DSPs) will probably have to be implemented and the software will have to be
realistic configuration for an LHC experiment. A new generation of hardware (e.g.
In the longer term, it will be necessary to extend the test~bench system to a more
parameters which are important for level-2 processing.
architectures for the level- 1/level-2 interface in terms of speed, data integrity and other
This test facility will allow the development of software and the evaluation of prototype
Modules which will rcccivc thc ROI data and emulate level-2 processors.
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project in 1993.
project. It is foreseen that an additional engineer will be recruited by CERN and join the
given in Table 2. All the figures are quoted for the two-year period of the proposed
The proposed contributions of (financial and engineering manpower) resources are
later stage of the project.
I-IEP research institutions and may need to approach the DRDC for additional funds at a
However, we are exploring the possibility of collaborative R&D with industry and non
Initially, each group will provide the funding required for its parts of the project.
The areas of responsibility of the participating groups are summarized in Table 1.
Sharing of responsibilities
(CERN IBM 168 accounting units), 1500 hours to be provided at CERN.
.-.. provided outside of CERN. We estimate a total annual requirement of 5000 hours
Physics simulation studies will require significant computer time which will mainly be
Computing needs
small prototype system to evaluate its performance.
information from level-1 to the level-2 system. We will design this interface and build a
Finally, we plan to study the requirements for transmitting region-of-interest
will be evaluated at the RD—5 test·beam facility.
logic and the rest of the level-1 system will be studied. The prototype trigger system
large area of a muon detector subsector. The interaction between the local muon trigger
detector. This will require synchronization at the level of a few nanoseconds over the
will be designed and a prototype will be constructed using RPC chambers as the muon
We also plan to investigate level-1 muon trigger systems. A muon trigger subsystem
evaluated in beam tests with prototype calorimeters.
processor containing as many of the critical components as possible. This will be
The feasibility of this system will then be studied by building a small prototype trigger
plan to make detailed design studies for the whole level-1 calorimeter trigger system.
data into the trigger processor system is a major challenge which is under study. We
of ASICs to obtain the required logic density. The problem of feeding the calorimeter
which was started outside the context of the DRDC. We expect to make extensive use
We will continue and extend a programme of R&D on level-1 calorimeter triggers
studies. We will then build and evaluate prototypes for some critical components.
investigate the requirements for this part of the system and carry out detailed design
subtrigger systems, the front-end electronics and the level-2 system. We will
We see a need for a central level-1 nigger processor which will interact with level-1
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Table 2: Financial and manpower contributions of groups for a {WO-year period.
3) Request for significantly larger funds under discussion.
1) Funds requested but not yet approved. 2) Assuming current level of support is maintained.
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construct prototypes for critical parts of the level-1 system
In the second year of the project, we will make more detailed design studies and
data from the level-l system to level-2.
infomiation. Studies will be made of the architecture and system design to supply
Evaluation of the requirements of the level-2 trigger for region-of-interest
and synchronization at the few-nanosecond level.
electronics using RPC detectors. This will include a system for signal distribution
Design and implementation of a muon trigger subsystem and its associated
prototype calorimeters.
construction. These tests will be performed at CERN using signals from
Beam tests of the digital calorimeter trigger processor which is currently under
transfer system to connect the digitization system to the processor.
System design for a digital calorimeter trigger processor, including the data
Outline speciication and design of a central level-1 trigger processor.
meet the requirements of an LHC 1evel·1 trigger.
Outline specification and design for the timing and synchronization system to
year are the following:
make some initial tests of prototype trigger systems. Specific objectives for the First
trigger systems, where work has already been in progress for some time, we hope
various parts of the level-1 system. However, in the case of the calorimeter and muon
The fxrst year of the project will mainly be used to perform design studies for the
Schedule
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coverage Inl < 3.
An><A¢ = 0.1><0.l is envisaged, giving = 4000 channels for a calorimeter with rapidity
granularity used in the trigger. A trigger granularity in pseudorapidity—azimuth space of
processor, possibly using on-detector electronics, to provide signals for the reduced
longitudinal summation over em calorimeter cells is performed before the nigger
corresponds to the smallest unit used in the nigger, the "trigger cell". Lateral and
electromagnetic (em) calorimeter as shown in Fig. A1.1. Each square in the figure
trigger. The algorithm is based on a 4><4 overlapping sliding window in the
high nansverse-energy jets, which are the dominant background to the electron/photon
The nigger algorithm which we have adopted was chosen after simulation studies of
Electron/photon trigger algorithm
A calorimeter prototype of RD—l3 during a beam test at CERN towards the end of 1992.
circuits and fast ADCs will be provided to test the trigger on the liquid argon
the input data at the full 67 MHz rate of LHC. A small system of analogue summing
implement the cluster algorithm. This will initially be tested by using RAMs to provide
We are building a small prototype electron/photon nigger processor, using ASICs to
from W and Z decays.
to an order of magnitude while maintaining good efficiency for electrons or photons
demanding isolation of electromagnetic clusters, this background can be reduced by up
pq- jets which must be overcome by using a relatively complicated algorithm. By
charmels. There is a large physics background to the electron/photon trigger from high
electromagnetic calorimeters and must therefore handle a large number of input
part of the system. This has to use relatively fine granularity information from the
the study of the electron/photon nigger, which we consider to be the most demanding
Because of the limited resources available to us, most of our work has been restricted to
larger project that we are proposing to the DRDC.
rate of LHC as described below. We plan to continue and extend the work as part of the
have been fabricated to perform an elecnon/photon trigger algorithm at the full 67 MHz
calorimeter nigger for the LHC. Significant design progress has been made, and ASICs
QMW and RAL. The aim was to investigate the feasibility of a digital level-1
now been extended for another two years; the participating groups are Birmingham,
Science and Engineering Research Council for two years from October 1990 and has
The project Studies of first-level calorimeter trigger systems was funded by the UK
Ongoing work with a bit-parallel calorimeter processor design
Appendix 1:
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rate of LHC.
ASIC, the internal operation of which has already been tested at the full 67 MHz input
We have implemented the electron/photon trigger algorithm described above as an
multi-lepton triggers, etc.
These are needed in order to allow inclusive triggers with and without isolation, and for
thresholds, with corresponding independently programmable isolation thresholds.
The electron/photon nigger provides several (currently two) programmable cluster
the project.
calorimeter in the isolation sum. We would like to implement this in the next phase of
the electron/photon signature and the high-pr jet background, by including the hadronic
cells. We are aware that significantly improved discrimination can be obtained, between
point of view of isolation, even if the electron shower is shared between four trigger
window are excluded from the isolation area so that full efficiency is retained, from the
cells surrounding the cluster be small (see Fig. Al.l). All four cells in the centre of the
The optional isolation condition requires that the transverse energy sum over the 12 em
trigger cells are relatively large), we believe that the inefficiency is acceptable.
between three or more trigger cells. However, given the low probability for this (the
shared between two trigger cells. There is some inefficiency if the shower is shared
or a vertical pair (E22+E32). This gives good efficiency even if the electron shower is
isolation of the cluster. The cells containing the cluster may be a horizontal (E22+E23)
The algorithm requires a high ET cluster contained in a pair of em cells and, optionally,
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Fujitsu with 20,0()0 gates in a 179-pin package.
available logic gates are used. We are currently using a 0.8 micron gate array from
can be performed on each ASIC. Indeed, in the present design only about a third of the
data alone. The large number of input connections limits the amount of processing that
data from all 16 cells in the window. Thus, 16><8 = 128 pins are needed for the input
ASIC performs the cluster algorithm for one trigger cell ("reference cell"), but needs
The modularity of the electron/photon part of the system is shown in Fig. A1.3. Each










processor, which performs the algorithms described above, using 8 parallel lines at
beam tests in 1992. The 8-bit digital data are transmitted to the pipelined trigger
convert to transverse energy units, although these will not be implemented for the initial
tables are included in the design to remove pedestals, apply calibration constants and
bit ADCs give sufficient precision and dynamic range for the level-1 trigger. Look-up
summed signals are then digitized using fast ADCs. Simulation studies suggest that 8
the calorimeter are summed using analogue electronics to form trigger cells. The
A block diagram of the prototype trigger system is shown in Fig. A1.2. Signals from
Implementation of a trigger for the LHC
the system design.
below. Therefore, changes in the details of the cluster algorithm do not critically affect
supplying the input data, which requires a large number of connections as discussed
implement cluster algorithms of this kind using ASICs. The main difficulty is in
An important conclusion of our project so far is that it is relatively straightforward to
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is possible.
are optimistic that a significant reduction in the size of the calorimeter trigger processor
and is not yet a limiting factor. As discussed in the text and in Appendices 2 and 3, we
density of logic in the ASICs can be substantially increased using available technology,
more advanced interconnection technology or by improved architectures or both. The
compact trigger system can only be achieved if this problem is overcome, either by
the large amount of data that has to be input to the processing electronics. A more
From the above discussion, it is apparent that the size of the trigger system is limited by
being considered for use in the SDC experiment at the SSC.
the level-1 system. However, we note that very large trigger processor systems are
calorimeter trigger processor, since it will strongly affect the cost and the reliability of
would occupy = 45 crates. We consider it very important to reduce the size of the
modules, the remaining space being used for ADCs, etc. Thus, the calorimeter trigger
instrument a 4000-channel em calorimeter trigger. Each crate might contain ten such
LHC experiment. About 450 modules, each containing 9 ASICs, would be required to




· One chip for each cm trigger channel in the calorimeter.
Overlapping, sliding windows in two dimensions:
we are currently using.
simulation results indicated that this would be possible with the gate array technology
of multiplexing the 8-bit input data onto 4-bit interconnections at twice the rate. Initial
board occupied by the large ASIC packages. We are currently studying the possibility
board is presently limited by the number of backplane connections and by the area of
available connector space. The amount of logic that can be accommodated on each
input data require 36><8 = 288 connections which occupy a significant fraction of the
to the processor boards using a custom backplane with high-density connectors. These
connected to four PCB modules. The data from the digitization system are transmitted
processes one reference cell; in this arrangement, each trigger ADC channel is
calorimeter as shown in Fig. A1.3. A board contains 9 ASICs, each of which
The ASICs are mounted on multi-layer PCBs, each board viewing a 6x6 area of the
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overcome the interconnection problems encountered in the bit—parallel scheme described
incorporating these data transmission schemes. We hope that it will be possible to
Studies will also be made of the implementation of a calorimeter trigger system
computer modelling of the transmission system and micro-electronic design studies.
and zero suppression algorithms. This will require physics simulation studies,
More detailed studies will be made of data transmission schemes using compression
data compression, we estimate a loss of high-ET data values at the level of 0.1%.
Using pessimistic assumptions about the occupancy and the average word length after
ns. The fraction of data which are lost because the buffer overflows is very small.
two parallel lines. This introduces a maximum latency of eight bunch crossings or 120
using a 32-bit deep derandomizing buffer and serial data transmission at 134 Mbits/s on
Preliminary simulation studies suggest that satisfactory performance can be achieved
the CERN micro-electronics group.
processing. This tag-matching scheme is similar to the one used in the MEC2 project of
buffer. Tag matching is used to re-establish synchronization prior to bit—parallel data
At the receiver end, the compressed data are expanded to 8 bits and placed in a FIFO
then transmitted to the processor system on one or more serial lines.
included to average out fluctuations in the FEIIC of arrival of the data. The ET values are
then compressed, for example using Huffman coding. A derandomizing buffer is
suppression is applied using a threshold of ET ·—· l GeV. The remaining 8-bit data are
The data are then tagged using the bunch-crossing number modulo 16, and zero
identifies the energy as being due to a bunch crossing different from the present one.
from the digitization system are set to zero if the bunch-crossing identification logic
An example of such a data transmission scheme is shown in Fig. A2. The 8-bit ET data
average word length from 8 to ~ 3 bits.
threshold. Initial studies suggest that data compression algorithms can reduce the
ET values which remain after zero suppression are predominantly close to the
ET = 1 GeV threshold and using a granularity of A1]><A¢ = 0.1><0.1. Furthermore, the
of both the electromagnetic and the hadronic calorimeters will be under 10% for an
compressed, zero-suppressed data. Physics simulation studies show that the occupancy
digitization system and the processor system by using serial transmission of
We are investigating the possibility of reducing the number of connections between the
trigger design
Data compression and zero suppression in the bit-parallel calorimeter
Appendix 2:
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in Appendix 1 in this way, and that the processor system can be reduced to a
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using high-speed serial lines. The fibres are organized in groups of 36 (6x6 trigger
system design currently being considered is based on optical readout of trigger cells
exists, will be checked by simulation to evaluate consistency and performance. The
calorimeter trigger. A tentative but fairly detailed design specification, which already
We plan to make a full design study for a bit—serial implementation of the level-1
redundancy which can be used to further increase the system reliability.
increased reliability. Extending the farm by adding extra processors introduces
view, it has a number of advantages. The reduced number of ASICs should lead to
While the bit serial approach is more demanding from the micro-electronics point of
[13].
bit) and N = 4. We note that very high—speeds are now possible with standard CMOS
M = l2 (e.g. 8-bit ET data, 3 flags for bunch—crossing identiiication, etc, and 1 framing
____,_ each of which processes one event in L. Figure A3 shows an example of a system with
processors. A switching system is used to route data to the different trigger processors,
the bit-serial design, can be compensated by introducing a farm of bit—serial trigger
L = bunch crossings will be required to transmit the data. This latency, inherent to
every 15 ns. If each data word is M bits long and N bits are transmitted every I5 ns,
The ET value for each trigger channel is received serially at a rate of one or more bits
the em calorimeter.
ASICs that can perform all the required trigger calculations for a 6x6 trigger cell area in
were caused by pin count restrictions. It may therefore be possible to design processing
serial solution also relieves the communication problems within the processor which
possible to operate such an implementation at a significantly higher clock-rate. The bit
since they are not hampered by problems caused by carry propagation. It may thus be
design. These bit·serial operations are more efficient than their bit-parallel counterparts,
serial addition and comparison operations), which results is a compact micro-electronic
processor system serially. The processor also processes the data serially (e.g. using
In the bit·serial design, the data from the digitization system are transmitted to the
design.
design described above can be greatly reduced by adopting an alternative bit-serial
inter-module interconnection density. This interconnection problem in the bit-parallel
estimate that == 45 crates of electronics would be required, limited by inter-crate and
processor system if extrapolated to a full-size system for an LHC experiment. We
The bit·pa1a1lel conceptual design described in Appendix 1 would lead to a very large
A design study for a bit—serial calorimeter trigger processor
Appendix 3:
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Figure A3: Farm of bit-serial processors.
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A technical document on the bit-serial design is available [10].
with improved algorithms.
This also allows the possibility of upgrading the system by installing modified ASICs
regions of interest for level-2 processing if the event is accepted by the level-l trigger.
finding described above. The locations of clusters are stored and may be retrieved as
the calculation of missing transverse energy, as well as the electromagnetic cluster
All processing is performed in dedicated ASICs. This includes jet cluster—finding and
of the 36 trigger cells.
modules. This provides sufficient information to evaluate isolation criteria around each
trigger cells), using a passive optical fanout to share the data between processing
information from surrounding trigger cells is included to form expanded groups (9><9
cells) which are sent to processing modules where the trigger algorithm is performed.
